CPU Isolator, 6809E

My first ever $2 JLCpcb came in one day early. After stuffing same, it tests OK with no errors.
All pins are buffered, address and controls. The data pins are buffered on the main PCB.



























After soldering those pins, the extra is removed. Then this PCB is pressed into the socket for the CPU on the main PCB and the CPU is installed on this PCB.



























IdeZilla

Comments Welcomed



Comments

Post a Comment

Popular posts from this blog

DriveWire4_HD6309E

Image
DriveWire4 using an HD63C09EP cpu  on a Tandy Color Computer 3. Below is a text file sent to Discord today, modified again of course. Notes on how it got done. PTB/2020/05/26 I started with: Nitros9-6309L2-3.3.0-dw-30M.dsk (I forget which one that was used here). The files that were needed were obtained from BarryN's .dsk (Discord) I listed on paper with a pencil, the modules  that were missing but were inside of  NITROS9/6309L2/MODULES, rbf & scf. I added llide.dr and i0-ide.dd ( my already setup IDE-hdrive)  to have some permanent storage while I collected those  above modules to one location: /i0/DW6309  for ease of finding them while using kwikgen. At first i missed the module 'dwio' but made  sure that it got installed. All modules are loaded at boot and not added with LOAD. I will try and include the "MDIR" list.  First was a "mdir >/rd0/foo" (ramdisk)  Then "list /rd0/foo > /C1"  then finally found
Read more

8MB setup for a Tandy CoCo3

Image
Years ago the NoCan series of add-on PCB's was developed. Now today with more resources available to use, the NoCan-8MB is back. The first go-around is a prototype unit only. Updated: Aug/30/2018 Here is a single picture of the current setup. Since the PCB layout limits the size of any PCB, it's in two pieces currently. A memory PCB (left PCB) and a DAT PCB. It started with the 2MB setup and received some hand-added wires to use up the rest of that 16 x 4 SRAM (74LS189). The 8-wire cable at the bottom of the DAT PCB (right PCB) is the JTAG connection. It was tested with Robert Gault's memory test software, originally designed strictly for the NoCan-8MB boards. Thanks Robert! I used the same memory PCB and stuffed another DAT PCB to test an 8MB CPLD. How to use the extra 6MB in a NoCan-8MB device. The following initializes a ramdisk already named "/r0" (/rzero),  and fills it with the contents of /DD/CMDS. <enter> Means
Read more

Posting Feb 22 2018

Image
OK, with a great sigh I have been gifted several items by Ron DelVaux, Thanks Ron as you are extremely generous. The name "IdeZilla" comes from the single chip 16-bit IDE controller using a 2064 Lattice CPLD. That has everything inside of it including the upper 8-bits of the data path along with jumper-ed decoding. This seems to be one of the links to my old CoCoZilla websites, three of them. Apparently someone seemed it necessary to save all of that stuff, THANKS! http://www.geocities.ws/idezilla/ OK, I just tried this link then went to the first CoCoZilla link. I was redirected to something not good. So, try this link for #1. http://www.geocities.ws/idezilla/CoCoZilla1/frontpage.html Loot: CoCo2 sealed, CoCo3 opened, two joys, one mouse, floppy controller, Y-box. I need to find some cables to set it up. I will need help in connecting either CoCo to an NEC VGA LCD monitor. In foil are two 512 boards of which none work. I fix both and get to keep one
Read more